

- Sub
A^u
1. A system comprising:
a DAC that receives a multi-bit digital signal and outputs at least two analog signals
5 each indicative of a sum of values of bits in the multi-bit digital signal; and
a signal conditioning stage that receives at least two of the at least two analog signals.

2. The system of claim 1 wherein the at least two analog signals are substantially equal
10 to each other.

3. The system of claim 1 wherein the signal conditioning stage comprises a switched
capacitor filter stage.

15 4. The system of claim 1 wherein the DAC comprises (a switched capacitor DAC.)

Sub
A^s

5. A system comprising:
a DAC that receives digital input signals at an input data rate and outputs analog
signals indicative of the digital signals to a signal conditioning stage at an output data rate
20 different than the input data rate.

6. The system of claim 1 wherein the signal conditioning stage comprises a switched
capacitor filter stage.

25 7. The system of claim 1 wherein the DAC comprises a switched capacitor DAC.

8. The system of claim 1 wherein the output data rate is at least twice the input data rate
of the DAC.

30 9. The system of claim 1 wherein the output data rate is two times the input data rate of
the DAC.

AS
Concerned

10. The system of claim 9 wherein the analog signals are substantially equal to each other.

11. The system of claim 1 wherein the DAC receives one digital input signal per operating cycle and the analog signals are output at a non periodic rate over the cycle.

12. The system of claim 11 wherein the analog signals have a periodic effect on an output of the signal conditioning stage.

13. A method comprising:
receiving a multi-bit digital signal ;
generating at least two analog output signals each indicative of a sum of values of bits in the multi-bit digital signal; and
filtering at least two of the at least two analog output signals.

14. The method of claim 13 wherein generating comprises generating at least analog output signals that are substantially equal to one another.

15. The method of claim 13 wherein the filtering comprises delivering the at least two of the at least two analog output signals to a switched capacitor filter.

16. The method of claim 13 wherein generating comprises:
charging each of a plurality of capacitors to a value corresponding to a value of a bit in the multi-bit signal; and
connecting at least two of the plurality of capacitors to one another to share charge with one another.

Sub

17. A system comprising:
means for receiving a multi-bit digital signal ;
means for generating at least two analog output signals each indicative of a sum of values of bits in the multi-bit digital signal; and
means for filtering at least two of the at least two analog output signals.

A6
Comdea

18. The system of claim 17 wherein the means for generating comprises means for generating at least two analog output signals that are substantially equal to one another.

19. The system of claim 17 wherein the means for filtering comprises a switched
5 capacitor filter.

Sub
A7

20. The system of claim 17 wherein means for generating comprises a switched capacitor DAC.

10

Add
A8 >